. .
.
Inverter
.
.

Objective

 

(a) To design transistor level schematic of an Inverter using
 

  • Complementary CMOS logic
     
  • Pseudo NMOS logic

 

(b)To find the effect of load capacitance on the rise time and fall time and hence delay of output waveform.

(c)To find the effect of W/L of transistors on the output waveform.

Cite this Simulator:

.....
..... .....

Copyright @ 2024 Under the NME ICT initiative of MHRD

 Powered by AmritaVirtual Lab Collaborative Platform [ Ver 00.13. ]