Home
Project
Workshop
Nodal Centres
Apply for Nodal Centre Program
Nodal Centre List
Free online demo
Nodal Centre Inaugurations
Unique Login ID
News & Events
Publications
Survey
Faculty Survey
Student Survey
Contact us
Login
.
you are here->
home
->
Electronics & Communications
->
Digital VLSI Design Virtual lab
->
Latches
.
.
Latches
.
.
Theory
Self evaluation
Procedure
Simulator
Assignment
Reference
Feedback
Video
1)
Which of the following is NOT TRUE for a cross-coupled inverter circuit?
Output remains constant at either 1 or 0 for infinite time
The power reset operation results in a predictable output
One way of changing the output is by cutting the feedback loop open
The output can also be changed by overpowering the feedback loop
2)
The problem of metastability in flip-flops can be avoided
if the data signal is held steady before the clock event for set-up time
if the data signal should be held steady after the clock event for hold time
only if both conditions given above are met
if a real time signal is given at the data input
3)
For a negative latch, the output always remains stable during the
rising edge of the clock
falling edge of the clock
HIGH state of the clock
LOW state of the clock
4)
Which of the following are TRUE about a dynamic latch? (a) It stores charge on parasitic capacitor. (b) It's output state is robust. (c) It operates through feedback. (d) It is faster and smaller.
(a) and (b)
(b) and (c)
(c) and (d)
(d) and (a)
5)
In a dynamic latch, which of the following is NOT TRUE?
Output level is corrupted by the leakage current
Output level is corrupted by the charge sharing capacitors
Output level is corrupted by the clock feedthrough
Output level is corrupted by the initial conditions (voltage) across the load capacitance
Cite this Simulator:
vlab.amrita.edu,. (2011). Latches. Retrieved 7 May 2024, from vlab.amrita.edu/?sub=59&brch=165&sim=906&cnt=1690
.....
.....
.....
Copyright @ 2024 Under the NME ICT initiative of MHRD
Powered by
Amrita
Virtual Lab Collaborative Platform
[ Ver 00.13. ]