.
you are here->home->Electronics & Communications->Digital VLSI Design Virtual lab->Registers
 .
.
Registers
 .
.
1)Which configuration of latches will result in a rising edge register?
  
2)The hold time of the register is
  
3)The set up time of a register is 
  
4)For the correct operation of a shift register, which of the following conditions are important? (a) Clock period > setup time + hold time, (b) Clock to output delay > hold time.
  
5)For the proper operation of a sequential circuit, which of the following condition need to be satisfied?
  

  


Cite this Simulator:

 .....
..... .....

Copyright @ 2024 Under the NME ICT initiative of MHRD

 Powered by AmritaVirtual Lab Collaborative Platform [ Ver 00.13. ]